This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Overclocking the DLP

Other Parts Discussed in Thread: DLPC410

Hi,

Is it possible to overclock a DLP 0.7 XGA to increase the switching rate beyond the 22727 Hz limit for 1bit images? Or it would destroy the mirrors?
 

I am using the DLP as a digitally controlled multi-light source for scientific research purposes (i.e. not video projection).
I use a DLP 0.7 XGA mounted on a Vialux V4100 board controlled with the ALP-4.2 "high speed" Controller Suite which I program via LabView.
I want to drive it at the highest speed possible. I know that due to the data load time (1.92 µs/block for 16 blocks) and global reset time (~13 µs considering reset and settling), the minimum frame time is ~44 µs and hence a switching rate of 22727 Hz for 1bit B/W images, as reported in the data sheet.

Is there a way to increase the internal clock frequency beyond the default 400 MHz of the DLPC410 chip? Or to use an external trigger as clock.

Thanks for your help.
Francesco

  • Hello Francesco,

    Welcome to the DLP section of the TI-E2E Community.

    We understand your desire to run the DMD faster that the specifications, but since this value is beyond the maximum specified by the datasheet, TI cannot recommend operating the DMD at these speeds.  Doing so will void any warranty on the DMD.  Moreover, the DLPC410 controller code is designed to handle inputs from 200 to 400 MHz data clock.

    The DLPC410 uses whatever frequency is sent to it over the D_CLK inputs, but may not work past 400 MHz.  Regarding the APPS_FPGA, it is ViALUX's design and you would need to enquire with them.

    If you do not need the entire vertical resolution (768) then you can load fewer blocks and leave the other blocks unchanged.  This will allow you to go a little faster.

    Fizix