This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DLP 4100 Hardware Triggering Issues

Other Parts Discussed in Thread: ALP

Dear reader,

I'm using a DLP Discovery 4100 kit to generate static and dynamic light potentials. The experiment requires the sequence to be triggered at a given time and stopped on the end image. This rules out the software trigger mode currently available as this waits for a key press and the runs the sequence indefinitely. 

Using the hardware trigger mode, which requires a trigger to change frames in the sequence, I found that it only faithfully reproduced the sequence if the trigger (on/off) pulses were at least 200ms. This was a little disappointing! 

Ideally there would be a mode where I can send a single trigger, which then goes through the sequence of images once at a given frame-rate, ending on the final image. Is there a way for me to achieve this or at least improve the rate at which I can trigger in hardware mode?

Also the maximum number of images I can hold in hardware trigger mode is only 20 before the RAM fills up. Much larger sequences can be loaded but they cannot be externally triggered for a single run through. Any suggestions on extending the capacity or triggering a single run?

Thank you for any information you can provide,

Harry

  • Hello Harry,

    Welcome to the DLP advanced light control section of the TI-E2E community.

    I assume you are using the Discovery Explorer GUI.  It was intended as a demo software and not an end solution.  The difficulty is that the images are loaded dynamically over USB from the PC as they are shown, so that you are at the mercy of the OS interrupts.

    You may want to reach out to one of our Design Partners found on this page:  http://www.ti.com/lsds/ti/analog/dlp/solutions-services.page

    They may have some solutions such as the ALP system for the 4100 platform by ViALUX that have memory that goes into the slot on the back of the board and holds multiple images that are timed by the APPS_FPGA program that they have written.

    Fizix