• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 28 subscribers
  • Views 630 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

about the power sequence of DLP6500

UNA
Mastermind 7980 points
Other Parts Discussed in Thread: DLPC900

Hi,

My customer have made their target board to resemble the evaluation board.
so, their board has been used DLP6500 and DLPC900.
However EN_OFFSET is not to high state from DLP6500 inspite of VCC and VCCI is supplied to 3.3V.

I have questions about this EN_OFFSET state.

Q1: Does EN_OFFSET been automatically output after VCC has been supplied?

Q2: Does DLP6500 need some kind of control form DLP900 in order to output the EN_OFFSET?

Q3: Please tell me if you know how to isolate the problem.

Best regards,
H.U

  • 0
    Mastermind 7980 points
    Hi,

    I have additional questions.

    Q4: DLP6500 Data manual(dlps053a) is described as follow,
    "Deleted pin number AA25 from VOFFSET in the Pin Functions (continued) table"
    What is the reason that AA25 terminal was deleted from VOFFSET.


    Q5: What would you suggest I do about treat AA25 terminal?


    Q6: AA25 terminal of the customer board has connected the VOFFSET as DLP6500 evaluation board.
    Is this related with the problems that we are facing?

    Best regards,
    H.U
  • 0 in reply to UNA
    TI__Expert 6370 points
    Hi H.U,

    Q1, Q2, Q3: I have a few suggestions which will cover these three questions. First EN_OFFSET connects to a few groups of transistors (shown on page 3 of the DMD board schematic in our design), check to make sure all of these transistors are installed properly in the correct orientation. Also, make sure the DMD is installed correctly and seated properly in its socket. You should also check the voltage on the Output EnableZ line (OEZ), if OEZ does not go high, from the DLPC900, then power does not go to the regulator, which then causes EN_OFFSET go high (Questions 1 and 2). Check to make sure J1, the jumper listed as Do Not Install in the TI design DMD board, was not installed. Also, check that the board is not in Reset by checking the RSTZ line. Let me know how these tests go and I can help you from there.

    Q4, Q5, Q6: I have confirmed with the board design team that AA25 should be connected to VOFFSET. Your design follows the TI design schematic for the DMD board and should be correct. I believe it was removed from the datasheet in error, but I am currently checking to see how and why that happened.

    Best regards,
    Trevor