• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 100 subscribers
  • Views 347 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

6678 Clock H/W Design

gyosun sim
Intellectual 745 points

Hi, all

I am using the 6678 EVM board and design a new board.

Is there a problem I want to design a clock frequency synchronization, as shown below?

Thanks,

Regards,

  • 0
    TI__Mastermind 43660 points
    Hello Gyosun,

    I believe there is no problem in implementing the above circuitry for clock synchronization as long as you meet the clocking requirements in hardware design guide. Is there any specific requirement to go for clock synchronization ? Since It is not necessary that the clocks of the DSP be synchronous.

    You may also consider some recommended clocking solutions in section 3.6 Clocking and Clock Trees in hardware design guide.

    Regards,
    Senthil