This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DSP frequency scaling



Hi!

I'm working with an EVMK2H and I'm currently tracing the ARM cores and the DSPs. In order to synchronize the traces obtained, I need to make sure that the clock frequency of every core involved stay the same during the tracing session. Is there any way to ensure that the DSPs always run at the same speed (i.e disable any scaling)?


Thanks

  • Yes. All the DSP cores of K2H can run at same speed and it uses SYSCLK1.

    SYSCLK1: Full-rate clock for all C66x CorePacs. Using local dividers, SYSCLK1 is used to derive clocks required for the majority of peripherals that do not need reset isolation.

    If it does not answer your question, please get back to us with more detail. Thank you.
  • Hi!


    Thanks for your answer, this answer the first part of my question. What I also need to know is if there is some frequency scaling mechanism in place for the DSPs (i.e lower frequency when idle and higher frequency when some work is done for instance), and if so, how to disable it and make sure all DSPs run at the same frequency AND this frequency doesn't change over time.


    Thanks a lot.

  • I do not think, k2h device has frequency scaling mode however you can implement it in your application. You can also switch to power savings modes during DSP idle, please refer data manual and power controller user guide for more information.

    Note:
    There is no way to change the core frequency without affecting the peripherals which are sourcing by SYSCLK1. Some peripherals may have their own prescale to change its frequency. Please refer particular peripheral user guide for more details.
    e2e.ti.com/.../510241

    Thank you.
  • Thank you very much!

    Thomas.