I f i want to write and read in and from shared memory from different cores in DM8148 chip. should i freeze the cache of the DSP core while write and reading from the DSP?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I f i want to write and read in and from shared memory from different cores in DM8148 chip. should i freeze the cache of the DSP core while write and reading from the DSP?