• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 101 subscribers
  • Views 778 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Invert VOUT[0]_CLK clock on TI814x

Ishaqe Ahamed
Intellectual 645 points

Hi,
The LCD which I use in my HW need inverted VOUT[0]_CLK connected to PIX_CLK of LCD.
Is it possible to invert VOUT[0]_CLK through SW configuration.

The ezsdk used is ti-ezsdk_dm814x-evm_5_02_02_60 and following are the configuration done for enabling display on LCD

modprobe syslink.ko
/bin/slaveloader startup VPSS-M3 /bin/ti814x_hdvpss_1G.xem3
modprobe vpss sbufaddr=0xBFB00000
modprobe ti81xxfb


echo 0 > /sys/devices/platform/vpss/graphics0/enabled
echo 1:dvo2 > /sys/devices/platform/vpss/graphics0/nodes
echo 1 > /sys/devices/platform/vpss/graphics0/enabled

echo 0 > /sys/devices/platform/vpss/display1/enabled
echo 33500,800/88/100/44,480/4/36/5,1 > /sys/devices/platform/vpss/display1/timings
echo triplediscrete,rgb888,0/0/0/0 > /sys/devices/platform/vpss/display1/output
echo 1 > /sys/devices/platform/vpss/display1/enabled
fbset -xres 800 -yres 480 -rgba 8,8,8,0 -vxres 800 -vyres 480 -depth 32

 

Regards,

Ishaqe

  • 0
    TI__Mastermind 20245 points

    Hi,

    Unfortunately its not possible to invert pixel clock. You have to keep inverter in front of pixel clock. Please make sure that propagation delay of inverter is much lesser than max pixel clock of 165MHz. This is to make sure there is not big skew between data and clock.

    Regards,

    Hardik Shah