Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] DP83869-EP: Ethernet compliance Testing failure when interfaced to AM64x

Part Number: DP83869-EP
Other Parts Discussed in Thread: DP83869

Hi Team, 

I have a customer testing ethernet compliance 1G on the AM64x EVM. They have the same implementation on their custom board and seeing similar failures.

There are some failures observed. Please refer attached.  Could you please provide some suggestions for improvement. Any registers that can be programmed. 

Could we change the Rbias 11K to 10K for the DP83869.

Is there a compliance report for DP83869 that could be shared with customer.

8611.AM64_EVM_002.mht

Additional customer questions 

Thanks for https://www.ti.com/lit/an/snla239b/snla239b.pdf ; there is some very interesting feature related to DP83687 :

It seems that this register is related to PROG_GAIN MDI, which have been removed from DP83687 datasheet, and not present into DP83869’ one.

Is it a kind of hidden register inside DP83869 ? which should be set for Test Mode 1 (even un-documented)?

Additional question

Do you use separate Magnetic + RJ45 on the brick  or do you have them integrated like the AM64x EVM

On our board we’ve got the same architecture than AM64 EVM GP (RJ45 embed Magnetic).

 for https://www.ti.com/lit/an/snla239b/snla239b.pdf is named “How to Configure DP838xx for Ethernet Compliance Testing”, so I guess that register initialization should be the same for DP83867 & DP83869?

Regards,

Sreenivasa

  • Hi Sreenivasa,

    Hope you're doing well! 

    To debug compliance failures, I see that if the mask was readjusted to fit the waveform (shift waveform down and left), there is a good chance this would fit. I would advise customer to check with TekExpress SW for this functionality as this was evident on their predecessor (TDSET3). For distortion, I would like to check what register configuration is being used for this. Specifically, single channel test mode outputs as these are extended registers.

    Regarding document, this is actually in revision and will include support for 869. This register is also needed for that device. This register increases VoD swing to output to compliance voltage levels, where the default configuration of the PHY was for maximum power savings.

    Does the magnetic follow datasheet recommendation? And is layout as optimal as it can be as recorded in SNLA387?

    Sincerely,

    Gerome

  • Hello Gerome,

     i am doing good and i guess things are good on your side.

    Thank you for the inputs.

    Do you recommend the 10K + 22 pF cap on Rbias change done for the DP83867 to be done on DP83869.

    Does the magnetic follow datasheet recommendation? And is layout as optimal as it can be as recorded in SNLA387?

    Do we have recommendations for integrated magnetics similar to the AM64x EVM.

    Is there a compliance test report for DP83869?

    Regarding document, this is actually in revision and will include support for 869.

    I assume the same register configuration is valid for DP83869. 

    Regards,

    Sreenivasa

  • Hi Sreenivasa,

    We don't have any data on this scheme with regards to compliance testing. I know that was more for ESD if I recall correctly. However, I don't believe the issue customer is facing requires such a rework at this point in time.

    The recommendations are the same for discrete and integrated magnetics.

    UNH test report is available on Ethernet/ sharepoint under Industrial Ethernet Collateral. Please note if trying to share with customer that this is only available to them under NDA.

    Register 0x1D5 is the same between 86x parts.

    Sincerely,

    Gerome

  • Hello Gerome,

    Thank you.

    We don't have any data on this scheme with regards to compliance testing. I know that was more for ESD if I recall correctly. However, I don't believe the issue customer is facing requires such a rework at this point in time.

    On the DP83867 We had observed improvements during compliance testing. Could you please confirm. 

    I

    UNH test report is available on Ethernet/ sharepoint under Industrial Ethernet Collateral. Please note if trying to share with customer that this is only available to them under NDA.

    Thank you and noted.

    Regards,

    Sreenivasa

  • Hello Gerome,

    Please refer below inputs from customer and let me know your thoughts.

    Finally I found the solution to pass DP83869 MDI test (partially tested) :

    Following your advice I have to use https://www.ti.com/lit/an/snla239b/snla239b.pdf, which implies to set some undocumented registers (reg 0x1D5 for instance)

    +

    According to this E2E thread :

    https://e2e.ti.com/support/interface-group/interface/f/interface-forum/1265530/dp83869hm-one-of-two-phys-not-passing-gigabit-complaince/4870370#4870370

    I have to disable ‘ALL channels’ for Test Mode 1:

     

     

    I share with you my personal feeling :

    • I have to go fishing the right information just to pass the Ethernet MDI compliance test
    • It makes me feel unconfident with the fact that we have to change buffer MDI output strength just to pass MDI compliance test
    • What about same test with multiple channel activated?

    Regards,

    Sreenivasa

  • Hi Sreenivasa,

    We are planning on putting back the information in the next revision of the datasheet.

    Regarding your thoughts:

    - SNLA239 and SNLA266 are being refreshed to have a more straightforward flow to sooth this concern

    - DP8386x was tuned for lowest power performance at 100m reach. While this does translate to lower swing than compliance requirement, we do not expect any issues to arise from this. However, if compliance is something that customer needs to pass, this register can be set for compliance and end use case applications with no other expected side effects other than increased power consumption.

    - With single channel activated, this may affect results as now there is no opportunity for cross talk from other channels.

    Sincerely,
    Gerome

  • Hello Gerome, 

    Thank you.

    DP8386x was tuned for lowest power performance at 100m reach. While this does translate to lower swing than compliance requirement, we do not expect any issues to arise from this. However, if compliance is something that customer needs to pass, this register can be set for compliance and end use case applications with no other expected side effects other than increased power consumption.

    I assume you meant that this register can always be programmed. please clarify and this is the customer question here.

    With single channel activated, this may affect results as now there is no opportunity for cross talk from other channels.

    Did you mean all channels activated? Are you suggestion to activate one channel at a time ?

    Regards,

    Sreenivasa

  • Hi Sreenivasa,

    Yes, this register can always be programmed if customer desires.

    For distortion test (TM4) as crosstalk plays a significant factor, we recommend doing single channel for this test. 
    Sincerely,

    Gerome

  • Hello Gerome, 

    Thank you for the inputs.

    Regards,

    Sreenivasa