Hello All,
We have developed a custom board using the PHY DP83867. We need to implement PTP using this PHY. On the interface level, its RGMII is connected to FPGA.
Please help on how to implement slave and grand-master configurations supporting both boundary and transparent clocks.
Thank you for your help.
Regards,
Souvik
