This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I am using the TUSB1210 PHY CHIP for the ULPI Interface with the GOWIN FPGA. I am trying to set the clock in output mode where I want 60MHz clock in output mode. I am not able to generate the 60MHz clock. I have followed all the steps mentioned in the EVM User guide. Please assist to generate the clock from the PHY Chip Board.
I have made the following connections on the PHY CHIP Board to generate the clock in output mode:
• J6 [1-2] Output mode
• J7 [open] Output mode
• J9 [2-3] CS connected to VDD1P8
• J11 [open]
• J8 [open]
• J3 [1-2] External Power Switch Bypass
• J5 [1-3 and 2-4] Device
Is there anything that I am missing. Please provide your feedback on this.
Thanks,
Himanshu