Hi, the layout guidelines for the DS110DF111 specifies back-drilling connector and signals vias to minimize stubs on high-speed serial links. I plan to use this retimer part to support signal conditioning of 10G Ethernet between VPX connector and SFP+ connector. PCB design would be thru-hole using FR408HR material. Does TI have recommendations on the max PTH stub length or best practices?