• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 1001 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] Peripheral Component Interconnect Express (PCIe) Protection

Josh Prushing
Expert 6160 points

Back to Interface Home Page

PCIe Protection

Highlights:

  • PCIe: High speed serial bus expansion standard
  • Slots come in different sizes: x1, x4, x8, x16, x32, x64
  • Each lane has two differential signaling pairs (Tx, Rx)
  • PCIe Gen 5 bandwidth: 3.94Gbps per lane, data lines require a capacitance of less than 1.8pF

TI Products Recommendations

Working Voltage (V)

IEC 61000-4-2 ESD Rating (kV) (Contact)

Capacitance (pF)

Channel

count

Package Size (mm)

Package

Polarity

TPD1E01B04-(Q1)

±3.6

15

0.2

1

1.0 x 0.6

0402

Bidirectional

ESDS552

±12

30

9

2

2.92 x 2.37

SOT-23

Bidirectional

ESDS312

3.6

30

4.5

2

2.9 x 2.8

SOT-23

Bidirectional

TPD4E02B04-(Q1)

±3.6

12

0.25

4

2.5 x 1.0

DFN2510

Bidirectional

< Related Documentation>

Capacitance Requirements for High Speed Signals

< Related Threads>

Automotive PCIe Protection

PCIe Gen 3 Protection

PCIe Gen 3 Insertion Loss

PCIe Gen 4 Protection

PCIe with AC Coupling Capacitor

ESD122 for PCIe?