This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDP142: TDP142 Lane Assignment

Part Number: TDP142

Figure 22 of the datasheet shows how to avoid vias in the DisplayPort lanes by having the GPU DP2_P connect to the TDP142  IN_DP2N which will come out on TDP142 OUT_DP2N but connect up to the DisplayPort connector DP2P. Similarly, the GPU DP2_N connects to the TDP142  IN_DP2P which will come out on TDP142 OUT_DP2P but connect up to the DisplayPort connector DP2N.  So as long as the GPU "P" and "N" connect up to the DisplayPort connector "P" and "N" through the TDP142, there will be no issues.  

We are taking advantage of this and doing the same thing as well as having a GPU "P" signal input / output on a TDP142 "N" signal but then connect to the DisplayPort connector "P" signal.  I have drawn our interconnect on the following picture:

TPD142_QUESTION.pdf 

Is this a valid interconnect ?   Note - the DP connector in our case is not the standard connector but the lane assignment is as per the attatched drawing

  • Hi,

    You can swap the DP142 polarity as long as the polarity matches between the input and the output. I took a look at your diagram and don't see an issue with the polarity.

    You can also swap the DP142 lane order as long as the lane order matches between the input and the output. But you will have to disable AUX snooping in this case.

    To disable AUX snooping in the pin strap mode,

    SNOOENZ pull to 3.3V through a 1k resistor (high)

    To disable AUX snooping in the I2C mode,

    Bit 7 of register 0x13

    Thanks

    David