Hi,
I want to use 311 and 314 to connect a CMOS senser to FPGA. The RXEN is connected to VDD(1.8V), LS1 -- VDD, LS0 -- GND, F/S --GND, SWAP -- GND, CPOL -- GND.
When the CLK+/- input a paar of differential signal(offset 900mv, diff value about 300mvp-p) at 42Mhz, the output PCLK is 42Mhz but the voltage always about 2.7V with 42Mhz 500mVp-p, so we can't receive a stable CMOS/LVTTL period output.
What's wrong?