What would the result be on the RxOUT data outputs if the CLKIN signal is held low, effectively disconnecting the input to the PLL. Will the outputs be in a sort of powerdown state?
(I would have to re-spin the circuit board to drive the /PWRDWN pin, but I can disable the clock for the required delay period in the FPGA that's providing clock and data to the transmitter..)
