This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Cascaded SN75LVCP422 re-drivers

Other Parts Discussed in Thread: SN75LVCP422, TS2PCIE412, OMAPL138, SN65LVCP404

Can I cascade SN75LVCP422 redrivers to further extend distance?  To what extent?

We are using Pericom SATA 2:1 MUX IC (PI2DBS412) with re-drivers after every 2 branches.  Is it reasonable to expect this to work through 3 re-driver stages, assuming a good layout?

Greg

  • Greg,

     

    From what I can tell you should be able to cascade the LVCP422.  We do not "retime" the data and only apply the ISI equalizer to rebuild the signal.  Random jitter will accumulate at each link.  In looking at the Pericom switch, it appears to be just a FET switch with no equalization or retime either.  That mux is real loss and doesn't really fit into the ISI equalizer compensation.  With 3 re-drivers stages, this would infer 6 Pericom devices?  That sounds like a lot of loss and board trace for a simple re-driver to compensate for without retiming.

     

    Do you have the ability to get some of the Pericom switches enough to attempt to do some preliminary testing?  I think that is the only way we well have a good indication if this is going to work.  Also, what is the final sink device?  Is it a fixed known device or is it any off the shelf device? 

    Ken

  • Ken,

    Thanks for the reply, some more information for you.

    Pericom suggests that there PI2DBS412 is ~= 5-6" of FR4 trace (with proper layout) and recommends no more than 2 redrivers.  I'm assuming due to accumulated jitter. 

    It appears as though I could use a TI PCIE mux, TS2PCIE412, as a drop in alternative to the PI2DBS412?  Pericom makes a 1:4 PCIE mux, but it is not available.  I couldn't find anything better than a 1:2 mux/switch with enough bandwidth in TI's product line(?).

    If I go with 1:2 MUX's, I've got (worst case path)

    Input(short cable from OMAPL138)->MUX->redriver->Mux->Mux->redriver->mux->mux->~4" FR4->SATA SSD (fixed known, no cable).

    Theoretically that makes an equivalent distance of ~14" between re-drivers and followed by another (worst case) 16" to the SSD.  I could also try moving one mux stage in front of the first re-driver to reduce the length of the last stage.

    The 'closest' to a test I've been able to do is through two PI2DBS412's (using an off the shelf SATA switch) and ~ 1m of cable, no redriver, and this which works fine, but doesn't tell me anything more than I can go through 2 muxs.

    So long as we still think this is 'possible', we'll do a test board, but if we're told that we're crazy we'll look at alternative options.

    Greg

     

  • Greg,

     

    It is 'possible' and the data rate is not all that high.  I would recommend usging the redriver just before the final FR4 and cable to give the best results.  TI's TS2PCIE412 is very similar to the Pericom in form and function, so there is possibly no signal integrity difference.  When testing with a test board, will you be able to generate the worst case or determine the amount of margin remaining?

     

    Ken

  • Ken,

    After some back and forth, we decided to drop 4 drives from the array, which gets rid of an extra mux stage, and also move the first re-driver to after the 2nd mux stage.  We know in testing that our drives work through 2 mux stages with no redriver.

    This gives

    mux->mux->re-driver->mux->mux-redriver->4-10" FR4->SATA SSD

    I'm more confident in this than the previous plan.  Unfortunately I won't be able to measure the signal integrity at the last stage since we don't have test equipment that can measure SATA speeds.  Our current non-ideal 'test method' involves testing several drives that we know, through testing, work at various levels of signal integrity and adding increasingly longer SATA cables to gauge our margin at any given test condition (temperature, etc).

    Greg

  • Greg,

    If you have a setup up and running, would it make sense to send it to Dallas?   I am checking on the feasiblity of us testing SATA, but we have done it in the past, I just haven't been directly involved.

     

    Ken

  • Ken,

    It may be possible for us to send a board. Although I am gaining confidence that this will work, it would be nice to have a quantitative measure of our margin.

    One more question regarding the LVCP422.

    The datasheet indicates (in a footnote) that D0, and D1 have internal PU's to VCC, but then lists their "default state" as 0, 0.  The LVCP412A is described as 'functionally equivalent" but describes D0, D1 as having internal PD's to GND with defaults states of 0,0.  

    Is something wrong there because all of those things don't line up in my interpretation?

    Greg

  • I will check with design, but I would guess that they have swapped the default, probably for power reasons.  The 412 and 412a have the same default.  "Functionally equivalent" is still "correct".  They still function the same, they just have a different open input default selection...   Normally, I would put pull-up and pull-down on the board and just populate or depopulate what was required by the interface.

  • Hi,

    Are there any new regarding this design option?

    We are designing a new product with similar SATA sub-system functionality.

    This looks like: HOST <-> SWITCHES (SN65LVCP404) <-> REDRIVERS (SN75LVCP422) <-> discs

  • I do not see any obvious show stoppers to this approach.  The only item that might be of concern is the OOB support from the LVCP404.