• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 429 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

P82B96 Qestion of Datashet page16

cafain
Mastermind 6785 points

Other Parts Discussed in Thread: P82B96

Hi

P82B96

Data seat (SCPS144B)  the numerical value from where is the number indicated on Page16?

(When what do you refer to, this, can the numerical value be understood?)

Below is its numerical value.

. "clock is stretched 400ns"

. "falling edge of SCL is delayed 490ns"

. "SDA rising edge is delayed 570n"

. "worst-case bus rise time (0% to 70%) of 425ns"

. "bus rise time can be 300ns (30% to 70%)"

Best regards

  • 0
    TI__Genius 16565 points

    Hello Cafain,

    Are you asking where the values came from? If so, then i'll answer the questions, and the numbers next to your question is illustrated in the quick illustration I made.

    Clock is stretched 400ns (#4): Arbitrary value chosen for an example

    Falling edge of SCL is delayed 490ns (#2): Another arbitrary value, which is to simulate the delay of the cable

    SDA Rising Edge is delayed 470ns (#1): Same thing as above, example for the delay of the 25m cable.

    Worst-Case bus rise time (0-70%) of 425ns: This is based off of the I2C spec rise time of 300ns (30-70%), we simply interpolate for the 0-70%, which gives us 425ns.