• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 576 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV2411,DS92LV2412 / some questions.

Sho Ogane
Genius 5575 points
Other Parts Discussed in Thread: DS92LV2412, DS92LV2411

Hi all

I have some questions about DS92LV2411,DS92LV2412.

【Serializer/Deserializer】
・How long is  the channel Link Ⅱdistance recomended between seializer and desirializer?
 I saw the datasheet P4 "short cable", How long is short cable?

・About capacitor at PDB pin.
You require the capacitor (≧10uF) if the Vdd supply rump is slower than 1.5ms.
If we can control high signal to PDB pin after Vdd supply measure up, Can I remove the capacitor(≧10uF) at PDB pin?
Does this device have sequence and waiting time between Vdd(1.8V and 3.3V) and PDB=Hi?

【Deserializer】
・Are MAP_SEL pins DS90UR2412 option?
 What is those pins of DS92LV2412?

・Please tell me thefunction of OSC and when I use this function?
・I think we set the frequency by use OSC_SEL pins, is this frequency be output only during lock period?  

Sorry, I have many questions...
Could you please help us on our customer question ?
We would appreciate it if you could advise us by October 27th.

Best Regards,
sho



  • 0
    TI__Mastermind 29655 points
    Hi Ogane-san,

    1. Short cable is cable with a low amount of insertion loss, so there is not a specific requirement for the exact cable distance. The choice of VODSEL is dependent on whether the output amplitude from the DS92LV2411 is large enough to be received properly on the other end of the cable. For STP, I suggest lengths that are in the range of 1-5 m.

    2. I would still leave the capacitor in place. The capacitor helps to provide a smooth transition from low-to-high on the PDB pin and prevent against possible voltage spikes in case the rise or fall time on the PDB pin is too quick. We have seen in the past that the present of the capacitor not only helps with satisfying the power-up requirement, but it also helps prevents any unwanted transient events on this pin as well. The only requirement for the power sequence is that the PDB goes high after all the VDD supplies have settled. There is no minimum wait time associated for this to occur.

    3. The MAP_SEL bits are used for reverse compatibility with previous generation devices. For the DS92LV2412, leave those pins floating (they are internally pulled down).

    4. The function of OSC and OSC_SEL is to determine the state of the clock when the deserializer is not locked. OSC_SEL sets the frequency of the oscillator. If enabled, customers will have an active clock running at all times, where the CLKOUT is the oscillator output instead of the embedded clock output from the the serialized bit stream.

    Thanks,

    Michael