• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 590 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83848K Ping disconnect issue

Sulyn ZHANG
Expert 8700 points
Other Parts Discussed in Thread: DP83848K, TLK105L

Hi team,

My customer is using our DP83848K in their new concentrator project. In this project they use two PHYs, one is our TLK105L and another is DP83848K, the MCU is Ateml which has two independent MAC, they use the RMII interface of both TLK105L and DP83848K. However, with same software, the TLK105L can ping success, but the DP83848K can't. Below is the schematic that I have checked, but didn't found some abnormal point, can you help double check?

Note: Both Mac and phy use same 50MHz oscillator clock.

Nari DP83848K update.pdf

BTW, the MDIO interface works well and We read out the registers as below for your check:

addr=01 reg=00 data=1000

addr=01 reg=01 data=7869

addr=01 reg=02 data=2000

addr=01 reg=03 data=5C90

addr=01 reg=04 data=01E1

addr=01 reg=05 data=45E1

addr=01 reg=06 data=0007

addr=01 reg=07 data=2801

addr=01 reg=08 data=0000

addr=01 reg=09 data=0000

addr=01 reg=0a data=0000

addr=01 reg=0b data=0000

addr=01 reg=0c data=0000

addr=01 reg=0d data=0000

addr=01 reg=0e data=0000

addr=01 reg=0f data=0000

addr=01 reg=10 data=4015

addr=01 reg=11 data=0000

addr=01 reg=12 data=2C00

addr=01 reg=13 data=0000

addr=01 reg=14 data=0000

addr=01 reg=15 data=0000

Not sure is these something wrong with the schematic or software? The TLK105L use same software and works well(Of course the MAC interface's configuration is a little bit different because independent MAC used).

As Customer plan to pp asap, would you pls help double check anything may be wrong? Thanks a lot for your support!

 

Best regards,

Sulyn Zhang

 

  • 0
    TI__Mastermind 19780 points
    Hi Sulyn,

    I do not see any large problems with the schematic or the register dump. Could you read register 0x1 twice to make sure bit 2 is being set? This is a latched low bit to indicate link. You have all other link indications but not this one. I do not think it is a problem at the moment but I want to verify.

    One issue I do see with the schematic is the customer is missing a 0.1uF cap on PFBIN1 pin 16. Please use the decoupling scheme in the datasheet, section 7.2.1.3

    Because your registers do not show a problem, I suggest looking into the software on the Atmel MAC side. I suspect the interface is not being initialized properly.

    Best Regards,
  • 0 in reply to Rob Rodrigues
    TI__Expert 8700 points

    Hi Rodrigues,

    Thanks a lot for your support. If further support needed, will let you know.

    Best regards,

    Sulyn Zhang