• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 462 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI86: Leakage from REFCLK

Antony Lin
Genius 13480 points
Part Number: SN65DSI86


Hi,

My customer found there's a 0.9V leakage from VCCIO1/VCCIO2 pin when VCC1~VCC4/VCCA1~VCCA5 are 0V (during system sleep mode.)  But, this 0.9V leakage would disappear when REFCLK is turned off. 

  • Is such behavior expected?
  • Is there other way to prevent 0.9V leakage but not turning off REFCLK?

Thanks!

Antony

  • 0
    TI__Mastermind 18655 points
    Hello Antony,
    By referring to during system sleep mode, do you mean suspend mode? Why would the VCC1~VCC4/VCCA1~VCCA5 terminals be 0v in suspend mode?
    I will confirm if this is a expected behavior and a correct condition since according to the datasheet the REFCLK is no failsafe.
    Regards
  • 0 in reply to Joel Jimenez0
    TI__Mastermind 18655 points
    Hello Antony,

    Could you please provide more details on the customer implementation?

    By referring to during system sleep mode, do you mean suspend mode? Why would the VCC1~VCC4/VCCA1~VCCA5 terminals be 0v in suspend mode?

    As I commented before REFCLK is not a failsafe terminal, therefore, that is not a correct condition.

    Regards
  • 0 in reply to Joel Jimenez0
    TI__Genius 13480 points
    Hi Joel,

    Customer told me that Sleep Mode means the same thing as Suepend Mode actually, and they will actually turn off all the 4 power rails of SN65DSI86 (including VCC/VCCA/VCCIO/VPLL) while system enter sleep/suspend mode. Do you imply this is not an expected behavior to our chip? Please let us know your comments.

    THanks!

    Antony
  • 0 in reply to Antony Lin
    TI__Mastermind 18655 points

    Hello Antony,

    The datasheet only mentions that the SCL, SDA, HPD, EN and the DSI inputs as failsafe terminals. This means that these pins will source or sink limited current or no current when chip supply voltage is not applied but voltage is applied on them (SCL, SDA, HPD, EN and the DSI input).

    Therefore, since REFCLK terminal is not failsafe they must turn off this signal when chip supply voltage is not applied. This is why the leakage they are detecting is expected.

    Regards