DS90UB962-Q1: RXn_MAP bit in FWD_CTL1 Register (0x20)

Kenichiro

[ DS90UB962-Q1 ] RXn_MAP bit in FWD_CLT1 Register (0x20)

Hi,

Can you help me to clarify the RXn_MAP bit in FWD_CTL1 (0x20)?

As my understanding, DS90UB962-Q1 has only one CSI-Port, thus this Rxn_MAP should not be functional bits.
Correct?

Thanks,
Ken

over 7 years ago

0 Hamzeh Jaradat over 7 years ago

TI__Guru** 115120 points

Hello Ken,

yes your understanding is correct.

0 Kenichiro over 7 years ago in reply to Hamzeh Jaradat

Mastermind 9165 points

Thanks, Hamzeh!

Then, I will submit documentation feedback to remove it.

Regards,
Ken

Interface

Interface forum

DS90UB962-Q1: RXn_MAP bit in FWD_CTL1 Register (0x20)

[ DS90UB962-Q1 ] RXn_MAP bit in FWD_CLT1 Register (0x20)