Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UR124: LOCK status after power up with no input data

Part Number: DS90UR124
Other Parts Discussed in Thread: DS90UR241

Hello,

 

At DA90UR124, when RIN+/- are terminated with 100ohms, ac coupled as follows, but no input data at all (DS90UR241 Dout+/- are tri-state), after Vdd applied, what is the status of LOCK? It is tri-state right after Vdd up for a while, then gets low? If yes, around how much time LOCK stays tri-state?

 

Best regards,

 

K.Hirano

  • Hi K.Hirano,

    After the system is brought up, LOCK output remains active, even when the deserializer enters tri-state by driving REN or RPWDNB low.

    The receiver output pins (ROUT0–ROUT23) and RCLK will enter Tri-state.

    The LOCK output remains active, reflecting the state of the PLL. The Deserializer input pins are high impedance during receiver powerdown (RPWDNB low) and power-off (VDD = 0 V).

    Sincerely,
    Bryan Kahler