The only information available in the datasheet about the SWD interface is:
9.3.15 Single-Wire Debugger Interface
The SWD interface provides a mechanism to directly master the digital core.
How would one utilize this mechanism to "directly master the digital core?" The datasheet does not even specify the architecture of the digital core.
Please provide more detailed information about the mechanism that SWD Interface provides.
Thank you.