Tool/software:
Hi,
When looking at the SN6507-Q1 datasheet it is not entirely clear how the soft-start functionality works.
The datasheet says:
"SN6507-Q1 device supports soft-start feature. Upon power up or when EN/UVLO pin transitions from Low to High, the gate drive of the output powerFET is gradually increased over a period of time from 0 V to full driving strength."
And it also says:
"During soft-start, the over-current protection is disabled."
And:
"The sort-start time to ramp to the peak switch current is calculated by the capacitor and resistor on SS/ILIM pin with the following formula."
Does the second quote really mean, that there is no current limitation during soft-start? Or does it just mean, that the short-circuit protection feature described in the second half of the OCP chapter is disabled?
I would have assumed, that since the soft-start capacitor is connected parallel with the current limit setting resistor, that during soft-start the current limit is ramped up somehow, but I am confused by the description in the datasheet. I could also understand the first quote in a way that it means, that the nominal powerFET switch resistance is reached only after the soft-start period and before this the powerFET resistance is ramped, for example by ramping the gate voltage. Or maybe there are multiple powerFETs in parallel and they are not all switched on during soft-start?
The third quote would imply some kind of current limit ramping.
Can you please provide a short description of the expected behavior with enough information for a basic simulation of the soft-start itself?
Thank you for your help!
Best regards,
Gergely