This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISOW1044: Having VIO powered when VDD is not

Part Number: ISOW1044

Tool/software:

Hello,

I am wondering if it is safe to have VIO powered with 3.3V and Vdd not powered (0V) for this IC for when not in use. Vdd is powered off 5V when in use, but we want to disable the 5V regulator to conserve power. The 3.3V regulator will remain on at all times.

Thanks,

Gabe

  • Hello Gabe,

    Thanks for reaching out.

    Yes, it is absolutely safe to keep VIO powered ON while VDD is powered OFF. But in this State, CAN Bus will be High-Z and VISOUT will OFF.

    Table 10-1 in the datasheet provides the Functionality in different power scenarios. Please refer to it for taking care of VISOOUT, CANH/CANL and RXD Pins.

    Hope this helps your design.

    Regards
    Varun