Hi,
we are facing some issues in DRV3201 for driving a BLDC motor.
We have used the component design as per the application note SLVU846A–January 2013–Revised July 2013.
Please find the attached screenshots of output pins of the DRV3201 and the Schematics FYR.
Similar waveforms observed in all the 3 HighSide and 3 Lowside pins.
- No error on the ERR pin.
- As you see, Higgside PWMs are shifted from zero and we cannot understand the reason.
- Our settings,
- a)
- 1 EN
- 0 DRV_OFF
- 1 B_EN
- 1 RSTN
- 1 CSM
- b)
- 1: Unlimited HS/LS currents for rising/falling edges
- 0: Set PWM mode
- 1: ERR pin configuration
- 0: Enable LS VDS error handling in CSM
- 0: Enable HS VDS error handling in CSM
- 0: Enable programmable dead time in CSM
- 0: Enable boost under voltage handling in CSM
- 0: Enable VS overvoltage handling in CSM