• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 416 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC2G07: SN74LVC2G07

Monica
Prodigy 60 points
Part Number: SN74LVC2G07
Other Parts Discussed in Thread: SN74AUP2G125, SN74LVC2G125, SN74AUC2G125

Hi,

      We are using the ADC which supports 3 wire SPI communication and we are using SPI level shifter which will convert the 4 wire SPI communication from FPGA to 3 wire SPI communication for ADC. In that level shifter module we don't know how to change the output pin into HIGH IMPEDANCE STATE. I have attached the image of my schematic below,

  • 0
    Guru 317870 points

    The open-drain output of the '07 buffer requires a pull-up resistor, so it is not possible to have a high-impedance state with that.

    Use a buffer with three-state outputs, i.e., SN74LVC2G125, SN74AUP2G125, SN74AUC2G125. These devices have overvoltage-tolerant inputs (up to 5 V for LVC, or 3.3 V for AUP/AUC).