SN74LVC1G11: Verilog Model

Hello,

We don't generally create or provide Verilog models, but I would expect the following code to work:

module AND3(input a, input b, input c, output reg y);
    always @(a, b, c)
    y = a & b & c;
endmodule