Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State Answer Suggested
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 18 subscribers
  • Views 199 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVC125A: SPI CS Buffering

John Jose
Prodigy 20 points
Part Number: SN74LVC125A
Other Parts Discussed in Thread: LSF0108

Hi,

I have a cascaded buffering scheme for SPI chip select which flows as shown below,

Micro Controller --> 1x SN74LVC125A --> 8 x 74HC154 (Demux) -->1x  LSF0108 --> Destination.

Consider the trace length from SN74LVC1524 will be 20cm per each the load(74HC154).

Will there be any translation issues between this scheme.