• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 203 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

SN74LVC1G32-Q1: Pin capacitance and transition times

SN74LVC1G32-Q1: question about Input transition rise or fall rate

Jay wang
Expert 4621 points

Part Number: SN74LVC1G32-Q1

Hi expert

i saw the following in our datasheet:SN74LVC1G32-Q1 Single 2-input positive-OR gate datasheet (Rev. A) 

image.png

how to understand this spec? during design circuit, what is needed to pay attention?

thanks 

  • 0
    TI__Mastermind 31950 points

    Hi Jay,

    This spec means that the input must have a slew rate of at least 0.1V/ns at 3.3V VCC. When designing the circuit, make sure the input signal has a fast enough slew rate. Usually this just means that you do not have a large capacitive load on the input.

    If the slew rate is lower than the spec demands, the device might not transition properly, or the input stage will oscillate and the device can be damaged due to increased shoot through current.

    Best,

    Malcolm