• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 17 subscribers
  • Views 367 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AVCB164245 device

stephlaulau
Prodigy 220 points

Hi,

I need to translate level (3.3V to 2.5V) for signal running up to 150MHz.

I see on TI web site that the SN74AVCB164245 device has 400MSPS max data rate but when I read the datasheet, I don't find this information, why ??

In addition, I need to know

- the output to output skew (within device) ?

- the part to part skew ?

Best regards,

laurent

  • 0
    Mastermind 7395 points

    You can see on the datasheet that for the voltages you mention, tpd is 3.7ns max.

    The pin to pin skew of AVC parts is < 1ns.

  • 0 in reply to Avi Chami1
    Prodigy 220 points

    hi,

     

    Thanks for your answer but could you detail your answer.

    What is the relation between tpd and data rate ?

    How do you find the skew ?

    Have hou got information for part to part skew ?

     

    Best regards,

     

    Laurent

  • 0 in reply to stephlaulau
    Mastermind 7395 points

    Well it actually depends on your application, I am used to think in terms of synchronous solutions, where if the buffer is traversing between two flip flops, I have to take into account the prop. delay of the buffer and the setup of the receiving flip flop to calculate the max. working frequency. If you can explain your scenario a little more, it will help to define max. frequency.

    The information of the pin to pin skew was sent to me several months ago from TI because I asked a similar question. Some devices are better than 1ns, approaching 500ps. I don't know the part to part skew.

    Again, it would be helpful to know your application as much as possible.

  • 0 in reply to Avi Chami1
    Prodigy 220 points

    To start, Thanks for your help.

    Well, in fact, I must developp a daugther board where a HDMI receiver is implemented. This board must be plugged on an ALTERA dev Kit board. That's why, I must do a level adaptation because my HDMI receiver is in 3.3V and my FPGA is in 2.5V. I must adapt a 48 bits synchronous data bus, running at up to 170MHz.

    Best regards,

    Laurent.

  • 0 in reply to stephlaulau
    Mastermind 7395 points

    If I were you, the first thing I would check is wether the bank(s) you are going to use at the Altera board can be changed to an operating voltage of 3.3V. I like TI solutions, but best solutions are the simplest ones.