Considering that the supply voltage and the temperature are fixed and have zero noise, what is the variation of "VT+ max" or "VT- MIN" over time ?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Considering that the supply voltage and the temperature are fixed and have zero noise, what is the variation of "VT+ max" or "VT- MIN" over time ?
Looks like your question might be around Logic so moving this to our Logic forum.
Hello ShreyasRao
Thanks for your response.
Can TI provide the hysteresis variation from chip to chip for a specific condition ?
In my design, when i swap multiple SN74AUP2G14 on the same circuit, i measure major differences in between them. In order to qualify my design for production i would need to confirm the maximum deviation from one chip to an other chip for a fixed temperature and supply. I would also like to point out that the soldering/de-soldering process in between the tests does not affect the measurement when I re-solder the same chip in the circuit.
Thanks
Yan
They don't violate the spec, but since the spec include all environment changes in the same value, it is very difficult to extract for example the supply effect on that value. Could you provide the supply voltage effect on V hysteresis separately from the other effect ?