• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 18 subscribers
  • Views 340 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74LVT16244B: slew rate

Andrew Du
Intellectual 1840 points
Part Number: SN74LVT16244B

Hi, Team:

My customer use SN74LVT16244B and found the input slew rate(14ns/v) is higer than datasheet spec(10ns/v).

They want to confirm:

1. if the 14ns/V is ok or not to SN74LVT16244BDGGR application?

2. why we limit the max slew rae in SN74LVT16244BDGGR datasheet? what is the impact if the customer's design is over this spec?

Thanks a lot!

  • 0
    TI__Guru* 96661 points

    Hi Andrew,

    The input transition rise or fall rate is recommended to be a maximum of 10 ns/V because of how CMOS devices work.

    There's a great application report that explains the possible downfalls of violating this spec: Implications of Slow or Floating CMOS Inputs

    As for the question of "is it ok to violate a datasheet spec" -- the answer will always be "no, but...." We can only guarantee operation of the device within datasheet specs.  A very minor deviation (such as 4ns/V input rise rate) will likely not cause any problems, however it is outside the spec, so we can't guarantee anything.

    Please let me know if I can be of further assistance.