Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN74AVC16244: Buffer + Level Shift configuration

Part Number: SN74AVC16244
Other Parts Discussed in Thread: SN74AUC16244

Hi team,

Could you help confirm if this design is feasible? thanks!

The current SOC I/O is 3.3V and needs to be provided to two devices,
LCD I/O is 1.8V, and the other I/O is 3.3V (as shown in the figure below)
If we use SN74AVC16244 with VCC = 1.8V and 3.3V I/O input, will we get 1.8V logic output?

Best regards,
Sam Ting