Hi Team, we just need some clarifications. page 3. It seems that ST1 (second start bit, closest to data) and SP (stop bit) are expected to be the same logic level. Just to confirm the UART must transmit and receive start/stop bits which are inverted of one another. Please correct us if we are wrong.
Thank you very much.
Regards,
Mark