CCD signal

Amy Luo

Other Parts Discussed in Thread: LM98555

Hi team,

Our customer's circuit structure is a front-end FPGA + CCD signal level translator IC + back-end IC. The CCD signal from the FPGA is a 3.3-V level signal that requires a 3.3V->5V level translation of the CCD signal. The CCD clock frequency is 35MHz, and the input capacitance of the back-end IC clock pin is 350pF. The CP and RS signals are also frequency 35MHz, but the pulse width is one quarter of the cycle, and the CP and RS pins of the back-end IC have an input capacitance of 20pF. The effect of IC transmission delay on the overall drive signal timing needs to be considered.

Is there a suitable level translation IC recommended? I found the LM98555 CCD driver IC on TI's official website, but it only works at 30MHz. Do you have any other solutions

Best Regards,

Amy

over 4 years ago

0 Shinya Morita over 4 years ago

TI__Mastermind 46915 points

Hi,

As you commented, LM98555 frequency is 30MHz as recommendation. We recommend to use =<30MHz. Other LM98xxx devices are more integrated one which includes analog front end/ADC.

regards

Shinya

0 Amy Luo over 4 years ago in reply to Shinya Morita

TI__Expert 6895 points

Hi Shinya,

Sorry, I don't understand why you recommend using the LM98555, which operates at 30MHz, less than the 35MHz customer requested (customer CCD signal MAX frequency is 35MHz). Does this not affect the performance of the signal?

Best Regards,

Amy

+1 Shinya Morita over 4 years ago in reply to Amy Luo

TI__Mastermind 46915 points

Hi,

35MHz can be used with LM98555 on customer's application. As long as device performance on datasheet is accepted, it is OK.

We do not have other IC similar to LM98555.

regards

Shinya Morita

Logic

Logic forum

CCD signal