This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

1.8V LVCMOS to 3.3LVCMOS with the lowest possible delays ( <500psec)

Prodigy 630 points

Replies: 3

Views: 59

 Hi,

I am looking for  from1.8V LVCMOS to 3.3LVCMOS with the lowest possible delays  ( <500psec)  Please suggest .

 Dilip

  • The fastest translators are in the AXC family. For 1.8 V → 3.3 V, their propagation delay is somewhere between 0.5 ns and 4 ns.

    For which application do you need such a small delay?

  • In reply to Clemens Ladisch:

    Hi Clemens,

    It is for PTP clock conversion application.

    Thanks,

    Piyush

  • In reply to Piyush Jaju:

    A passive switch like the LSF0101 can have very low propagation delays if the pull-up resistor has a sufficiently low value (and if the capacitive load is not too high). With RL = 300 Ω, typical delay is 0.4 ns, but the signal source must be able to sink 11 mA.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.