This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28379D: GPIO Behavior on Unassigned Core

Part Number: TMS320F28379D


Greetings,

                When the system is initialized, Core 1 assigns the various GPIOs to the core which will use them.  If a core was to try to write to a GPIO to which it is not assigned, will the processor generate an error or simply ignore it?  For a read, will it read the GPIO correctly, or simply return a 0 or 1?  I can find nothing in the TRM which covers this.  Is there a different document I should be reading?

Thank you,

Ed

  • Hi,

    If a core was to try to write to a GPIO to which it is not assigned, will the processor generate an error or simply ignore it?

    No error is generated for this because write get registered into internal latch and latched value get driven on GPIO PIN when it get assigned to that core.

    For a read, will it read the GPIO correctly, or simply return a 0 or 1?

    Read are always allowed from all the core and it returns the actual pin value. 

    I can find nothing in the TRM which covers this.  Is there a different document I should be reading?

    This info is provided in "Figure 8-1. GPIO Logic for a Single Pin" and section "8.3 Digital General-Purpose I/O Control".

    Regards,

    Vivek Singh

  • OK.  I get it now.  And this is also true for the CLA too.

    Thank you,

    Ed