This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi experts,
My customer wants to use FSI bus to communicate with FPGA.
I would like to know if there are plans to provide a reference design etc. to achieve this.
Best regards,
Sasaki
We don't currently have any verilog or VDHL models for FSI on an FPGA. The customers would have to implement the communication themselves by going through the TRM. I am checking with other team members to see if this is something we would like to eventually support but currently we dont have a plan.
Nima