This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI ,
What registers are to be enabled to enable Pipelining when CLB Clock frequency is more than 100 MHz ?
Thanks
Abhishek
Hi,
CLB_LOAD_EN[PIPELINE_EN] bit needs to be enabled for Pipelined operation.