• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 82 subscribers
  • Views 228 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28388D: FIFO

Jammy Feng
Prodigy 60 points

Part Number: TMS320F28388D

Hi,

I want to known what different the FIFO is between MCAN and SPI periphere?

Best

Jammy

  • 0
    TI__Guru* 95315 points

    Jammy,

                  This is a very open-ended question. SPI and MCAN are very different peripherals, with no similarities whatsoever (perhaps with the exception that they are both serial peripherals). The application scenarios where they need to be used are also very different. In light of this, it would be meaningless to compare the FIFO of these 2 peripherals.

  • 0 in reply to Hareesh Janakiraman
    Prodigy 60 points

    Hi Hareesh,

      I want to known if i configure SPI RX FIFO with level 16,when recevived 16 datas from FIFO 0 to FIFO15,then I read  out  8 datas from FIFO0 to FIFO7 , remain unread from FIFO8 to FIFO15,at that point,SPI recevied 8 datas,Do the 8 datas recevied occupy the place from FIFO 0-7 or  the place from FIFO 8-15?

  • +1 in reply to Jammy Feng
    TI__Guru 55700 points

    Jammy,

    You don't have access to TXFIFO registers to directly write (or) RXFIFO registers to directly read. Any write to SPITXBUF register will write to TXFIFO and any read to SPIRXBUF register will read from RXFIFO.

    Suppose RXFIFO is filled and users reads only 8 words then he would have read out contents of FIFO0-7 and the contents in FIFO8-15 gets moved to FIFO0-7. Subsequent data received will be filled from FIFO8 to FIFO15.

    Regards,

    Manoj