• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 83 subscribers
  • Views 265 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28388D: About the shared memory

KWEO HYUCKJOO
Prodigy 160 points
Part Number: TMS320F28388D


Hi. 

When using gsram, we know that user variables (flags) or IPC are used to process data write and read completion.

What I'm curious about is what happens if CPU1 with write permission is writing and CPU2, which is readable at the same time, tries to read?

Are there any other problems such as crashes other than reading data that has not been updated, that is, unexpected data?

In other words, what happens when CPU1 accesses the same memory as write and CPU2 reads at the same time?

  • 0
    TI__Guru** 115991 points

    Hi,

    KWEO HYUCKJOO said:

    What I'm curious about is what happens if CPU1 with write permission is writing and CPU2, which is readable at the same time, tries to read?

    Are there any other problems such as crashes other than reading data that has not been updated, that is, unexpected data?

    No unexpected data. Both access will get arbitrated as per Round Robin scheme which means order of write and read will depend on earlier access to same RAM block from CPU1 and CPU2. If CPU2 read access get priority then it'll read the previous data and then CPU1 write will happen.

    Regards,

    Vivek Singh