• State Resolved
  • Locked Locked
  • Replies 11 replies
  • Subscribers 83 subscribers
  • Views 516 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28388D: CM Flash programing with CCSv11

user41915
Prodigy 100 points

Part Number: TMS320F28388D

Hi all.

We are developing the control board with F28388D.

We try to Flash write to CM, but we got error message below.

---

C28xx_CPU1: GEL Output:
Memory Map Initialization Complete
C28xx_CPU1: GEL Output:
... DCSM Initialization Start ...
C28xx_CPU1: GEL Output:
... DCSM Initialization Done ...
C28xx_CPU1: GEL Output:
 CPU2 is out of reset and configured to wait boot.
 (If you connected previously, may have to resume CPU2 to reach wait boot loop.)
C28xx_CPU1: GEL Output:
 CM is out of reset and configured to wait boot.
 (If you connected previously, may have to resume CM to reach wait boot loop.)
C28xx_CPU1: If erase/program (E/P) operation is being done on one core, the other core should not execute from shared-RAM (SR) as they are used for the E/P code. User code execution from SR could commence after both flash banks are programmed.
C28xx_CPU1: Only CPU1 on-chip Flash Plugin can configure clock for CPU1, CPU2 and CM Flash operations. Plugin automatically configures PLL when CPU1 Flash operations are invoked. However, if users want to do only CPU2 or CM Flash operations without doing a prior CPU1 operation in the current session, they should click on 'Configure Clock' button in CPU1's on-chip Flash Plugin before invoking CPU2 and CM Flash operations. When this button is used, Flash Plugin will configure the clock for CPU1/CPU2 at 190MHz and CM at 95MHz using INTOSC2 as the clock source. Plugin will leave PLL config like this and user application should configure the PLL as required by application.
Cortex_M4_0: GEL Output: Memory Map Initialization Complete
Cortex_M4_0: GEL Output: Windowed Watchdog Enabled
Cortex_M4_0: GEL Output: UART0 Enabled
Cortex_M4_0: Error initializing flash programming: Interface returned from dll, but flash is not available on this device.
Cortex_M4_0: Loader: One or more sections of your program falls into a memory region that is not writable.  These regions will not actually be written to the target.  Check your linker configuration and/or memory map.
Cortex_M4_0: File Loader: Verification failed: Values at address 0x00200008 do not match Please verify target memory and memory map.
Cortex_M4_0: GEL: File: C:\Users\1008\workspace_v11\flashtest\Debug\flashtest.out: a data verification error occurred, file load failed.

---

Target program was create by "New->CCS Project->Linker command file=2838x_flash_lnk_cm.cmd".

Is there a workaround for the above problem?

Regards,

Masahiro

  • 0
    TI__Guru* 87155 points

    Hi Masahiro,

    1) Are you able to program this board fine at least once before you saw this failure?

    2) What is CPU1 doing when you initiated the verification?  Is it executing some application or just halted?

    3) From your snapshot, it tells me that you are doing a verification for flashtest.out -> Did you program this out file successfully in to that device previously?

    4) If not on CM, are you able to load to flash on CPU1?  Based on this error "Cortex_M4_0: Error initializing flash programming: Interface returned from dll, but flash is not available on this device.", I feel may be the device is not able to read the OTP correctly - please check whether the voltage lines are with in the datasheet spec range.

    Thanks and regards,

    Vamsi

  • 0 in reply to Vamsi Gudivada
    Prodigy 100 points

    Hi Vamsi,

    Thank you for your reply.

    > 1) Are you able to program this board fine at least once before you saw this failure?

    Yes. Our board was working with CCSv10.

    > 2) What is CPU1 doing when you initiated the verification?  Is it executing some application or just halted?

    The state of CPU1 is "Suspended".

    > 3) From your snapshot, it tells me that you are doing a verification for flashtest.out -> Did you program this out file successfully in to that device previously?

    No. But we can Flash program another application with CCSv10.

    > 4) If not on CM, are you able to load to flash on CPU1?  Based on this error "Cortex_M4_0: Error initializing flash programming: Interface returned from dll, but flash is not available on this device.", I feel may be the device is not able to read the OTP correctly - please check whether the voltage lines are with in the datasheet spec range.

    We can Flash program to cpu1 and cpu2(with CCSv11).

    Best regards,

    Masahiro

  • 0 in reply to user41915
    TI__Guru* 87155 points

    Hi Masahiro,

    Thank you for the details.  Can you enable the below two settings (in the CCS flash plugin GUI) and try the CM flash operations?  

    Reset on Connect: This issues a reset when the target is connected and brings the device to a known state before doing the flash operations.  Also, please do a CPU reset in the debugger before loading the code in to the flash.

    Verbose output will give more details about the failure in the console window.

    Thanks and regards,

    Vamsi

  • 0 in reply to Vamsi Gudivada
    Prodigy 100 points

    Hi Vamsi,

    I wasn't sure what the settings were, but I tried the following operations.

    1.Select "flashtest" project.

    2.Select "TMS320f28388D.ccxml".

    2.1.The setting contents of "TMS320f28388D.ccxml" are as follows.

    3.Open Properties of "TMS320f28388D.ccxml", Select Device->~Cortx_M4_0, Select "Flash Settings", Check "Reset on Connect" & "Enable Verbose Output"

    4.Push "Apply and Close"

    5.Launch "TMS320f28388D.ccxml".

    6.Select CM & Connect.

    7.Reselect CM & "Load Program..."

    8.Push "OK" -> Appear error message

    The operation result did not change.

    Regards,

    Masahiro

  • 0 in reply to user41915
    TI__Guru* 87155 points

    Hi Masahiro,

    Thank you for trying those settings.

    I may need few OTP snapshots.  I will get back to you tomorrow on the exact locations that I need.

    Thanks and regards,
    Vamsi

  • 0 in reply to Vamsi Gudivada
    TI__Guru* 87155 points

    Hi Masahiro,

    Could you send me a memory window snapshot for the address range 0x380160 - 0x380168 on CM?  

    Thanks and regards,
    vamsi

  • 0 in reply to Vamsi Gudivada
    Prodigy 100 points

    Hi Vamsi,

    I send your requested snapshots below.

    [by 8bits]

    [by 16bits]

    [by 32bits]

    Best regards,

    Masahiro

  • 0 in reply to user41915
    TI__Guru* 87155 points

    Hi Masahiro,

    I will review and get back to you in a day or two.

    Thanks and regards,
    Vamsi

  • 0 in reply to Vamsi Gudivada
    TI__Guru* 87155 points

    Hi Masahiro,

    OTP looks good.  Can you try to reinstall the CCS and see if that fixes this?  If that does not fix it, I will analyze this further.

    Thanks and regards,

    Vamsi

  • 0 in reply to Vamsi Gudivada
    Prodigy 100 points

    Hi Vamsi,

    I tried these operation with new EVM.

    I success to Flash Write.

    It seems that it was because I was remodeling around the power supply.

    Thank you for your cooperation for a long time.

    Best regards,

  • 0 in reply to user41915
    Prodigy 100 points

    Hi Vamisi,

    I send a additional information.

    Finally cause was S2-1 setting on the EVM.

    The phenomenon caused by this cause occurs in CCSv10 and CCSv11 in the same way.

    Thanks and best regards,

    Masahiro