Part Number: TMS320F280049
Hi team,
Here're few questions from the customer may need your help:
Using the F280049 as a digital power supply for a 500-kHz switching frequency, an interrupt is generated for three PWM cycles and an adc sample is triggered in the interrupt. When the end of the adc sample is detected, perform the PID algorithm, re-adjust the value of the CMPA, and then clear the interrupt flag bit.
1) since the result of multiple adc is required, if the acquisition is placed in the EPWM interrupt, there will be a long delay, resulting in the entire interrupt time well beyond 3 PWM cycles. Is there any other way to sample the ADC?
2) can CLA be used to reduce the time of the operation because there are many floating-point operations when processing the sampled data?
3) If CLA can be used, then sample + process data + update CMPAs, how should these be set?
4) Set up EPWM1 to generate both ADC SOC trigger signal and EPWM interrupt, ADC trigger first or EPWM interrupt first?
5) Does ADC sampling and conversion take up CPU time?
6) The EPWM trigger SOC sampling and conversion should not be interrupts, and is the adc and interrupt parallel if the adc sampling and conversion do not take CPU time at this time? If the adc sampling and interrupts take CPU time, how to understand the order in which the adc conversion and EPWM interrupts are executed?
Could you help check this case? Thanks.
Best Regards,
Cherry

