This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28035: Software Phase Locked Loop - DDSRFSPLL

Part Number: TMS320F28035


Dear c2000 champs,

According to this docs, https://www.ti.com/lit/an/sprabt4a/sprabt4a.pdf?ts=1648467233966&ref_url=https%253A%252F%252Fwww.google.com.hk%252F to design DDSRFPLL, I have few questions:

1. For the low pass filter parameter, how does the k1 and k2 obtained in docs? When I use the wf = 30, fs = 10Khz, I get k1 = 0.001497753369945 and k2 =-0.997004493260110 which is different from docs.

2. For the low pass filter in code, from the z tranform, I got the formular as below:

lpf = k1*(xn + xn_1) - k2*yn_1;

yn_1 = lpf;

xn_1 = xn;

But the code in docs and ti example is

yn = k1*xn - k2*yn_1;

lpf = yn + yn_1;

yn_1 = yn;

xn = xn_1;

can you please help me know why?

Regards,

Jack