This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28388D: VCD file not generated

Part Number: TMS320F28388D
Other Parts Discussed in Thread: C2000WARE, TMDSCNCD28388D

Hi,

VCD file is not generated.
My environment is below.

  • CCS v11.2
  • C2000Ware_4_01_00_00
  • GNU Compiler : tdm64-gcc-5.1.0-2
  • Simulation Viewer : gtkwave-3.3.100-bin-win64
  • Hardware : TMDSCNCD28388D

I installed the tool according to the documentation below. And I built the clb_ex8_external_signal_AND_gate project.

https://www.ti.com/lit/SPRUIR8

Do you know what settings I'm missing?

4848.console.txt
Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
**** Clean-only build of configuration CPU1_RAM for project clb_ex8_external_signal_AND_gate ****
"C:\\ti\\ccs1120\\ccs\\utils\\bin\\gmake" -k -j 8 clean -O
DEL /F "syscfg\board.h" "syscfg\pinmux.csv" "syscfg\clb_config.h" "syscfg\clb.dot" "syscfg\c2000ware_libraries.cmd.genlibs" "syscfg\c2000ware_libraries.h" "clb_ex8_external_signal_AND_gate.hex" "syscfg\board.c" "syscfg\clb_config.c" "syscfg\clb_sim.cpp" "syscfg\c2000ware_libraries.opt" "syscfg\c2000ware_libraries.c" "clb_ex8_external_signal_AND_gate.out"
DEL /F "clb_ex8_external_signal_AND_gate.obj" "syscfg\board.obj" "syscfg\clb_config.obj" "syscfg\clb_sim.obj" "syscfg\c2000ware_libraries.obj" "device\device.obj" "device\f2838x_codestartbranch.obj"
DEL /F "clb_ex8_external_signal_AND_gate.d" "syscfg\board.d" "syscfg\clb_config.d" "syscfg\c2000ware_libraries.d" "device\device.d"
DEL /F "syscfg\clb_sim.d"
DEL /F "device\f2838x_codestartbranch.d"
RMDIR /S/Q "syscfg\"
C:\Users\12416\Desktop\ccs_workspace\C2000\CLB\clb_ex8_external_signal_AND_gate\CPU1_RAM\clb_ex8_external_signal_AND_gate.hex
C:\Users\12416\Desktop\ccs_workspace\C2000\CLB\clb_ex8_external_signal_AND_gate\CPU1_RAM\device\f2838x_codestartbranch.d
Finished clean
**** Build Finished ****
**** Build of configuration CPU1_RAM for project clb_ex8_external_signal_AND_gate ****
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Best regards,
Sasaki

  • Hi Sasaki-san,

    The GENERATE_DIAGRAM and CLB_DEBUG should be CCS variables defined to 1. This can be done within the CCS project properties build menu. I believe in your current implementation, they are set to predefined symbols which does not give them a specific value. Add the two variables and you should be able to generate the VCD.

    Regards,

    Peter

  • Hi Peter-san,

    Thank you for your support.

    I was able to generate a VCD file by adding the following settings.

    Best regards,
    Sasaki