This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
We are considering migrating from F28069 to F280049.
So we have a memory allocation question.
We are planning to allocate a large amount of memory to the Run part of .TI.ramfunc, but in the case of F28069, it was solved by allocating more RAML0.
However, in the F280049, just connecting RAMLS0 to RAMLS7 is not enough, so we are also considering using RAMGS0 to RAMGS3.
So, we are thinking of connecting all from RAMLS0 to RAMGS3 and placing them on PAGE0, but is this usage possible?
Thanks,
Tatsuya.
If the memory addresses are continuous, you could combine the memory regions.
Regards,
Veena
Hi Veena,
Thank you for your reply.
We looked at the C28x memory map of the F28004x and found that the addresses were consecutive, but we were worried because the LSxRAM and GSxRAM specifications are different. Your answer cleared our worries.
Thank you for your help.
Tatsuya.