This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28386D: CPU Handling of Illegal Operation, Illegal Results and Instruction Trapping

Expert 2120 points
Part Number: TMS320F28386D

One questiom:  Does TI provide the example of F2838x to handle the CPU Handling of Illegal Operation, Illegal Results and Instruction Trapping?

Functional Safety Manual for TMS320F2838x Real-Time Microcontrollers

  • You can see an example of what it looks like when one is triggered in the SDL's sdl_ex_ram_access_protect example. In particular, look at the CPU fetch violation functions. If the CPU doesn't have fetch access to a RAM, it will fetch all zeros which is an illegal instruction, causing the the illegalISR() handler to be called.

    In this example, since it's just a test of the access protection mechanism, we know that we can fix the issue by enabling fetch access and returning, but obviously, with a real illegal instruction fetch, you probably won't be able to recover and will need to use the ISR to take steps to enter a safe state.

    Whitney