• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 82 subscribers
  • Views 204 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS320F28377D: EMIF1 bus toggle issue

Cherry Zhou
Mastermind 22235 points
Part Number: TMS320F28377D

Hi team,

1) Using TMS320F28377D, EMIF1 bus with SDRAM, FPGA, and dual port RAM mounted, CPU1 requires access to SDRAM and FPGA, and CPU2 requires access to dual-port RAM. Can the EMIF1 bus switch back and forth between CPU1 and CPU2?

2) If so, is there any delay in this switching bus? Will access to external devices be affected?

Thanks.

Best,

Cherry

  • +1
    TI__Guru** 115281 points

    Hi,

    Cherry Zhou said:

    2) If so, is there any delay in this switching bus? Will access to external devices be affected?

    Thanks.

    Yes, that should be possible but user need to make sure there is no transaction in CPU/Bridge pipeline before switching the ownership. Instead of switching, why not use one EMIF with CPU1 and other one with CPU2. This is why we have two EMIF on this device.

    Regards,

    Vivek Singh