Hi Team,
There is an issue from the customer need your help:
Take the simulation circuit diagram on page 10 of the document as an example

I don't quite understand how the processor internally discharges the sample and hold capacitor.

As shown in the figure above, the discharge time of 10nS is designed in the document. Is there any basis for this?
Could you help check this case?
Thanks & Regards,
Ben